When all inputs of a NAND gate are connected | vedclass

Name: Exam Paper Generator | JEE NEET Paper Generator | Vedclass
Brand: Vedclass
Rating: 5 (35 reviews)

Question

(A) $NAND$ gate is defined by the Boolean expression $Y = \overline{A \cdot B}$.If all inputs are connected together,then $A = B = X$.Substituting thi

Vedclass · Accepted Answer

$NOT$ gate

Vedclass · Answer

(A) $NAND$ gate is defined by the Boolean expression $Y = \overline{A \cdot B}$.If all inputs are connected together,then $A = B = X$.Substituting this into the expression,we get $Y = \overline{X \cdot X}$.Since $X \cdot X = X$,the expression simplifies to $Y = \overline{X}$.This is the Boolean expression for a $NOT$ gate.Therefore,connecting all inputs of a $NAND$ gate results in a $NOT$ gate.

When all inputs of a $NAND$ gate are connected together,the resulting circuit is a .......

Similar Questions

The real-time variation of input signals $A$ and $B$ are as shown below. If the inputs are fed into a $NAND$ gate,then select the output signal from the following.

The output of a $NAND$ gate is $0$:

How many $NAND$ gates are used to form an $AND$ gate?

For which gate is the output high,if at least one input is low?

The following figure shows two logic circuits. Which logic operations do these circuits represent,respectively?

Vedclass Test Series

Exam Paper Generator

Online Exam Module